CLOCK-GATING APPROACH TO LOW POWER DOMINO CIRCUIT SYNTHESIS

Article Properties