Home
Research Trends
Papers list
Open Access Journals
All Journals
Search in Journals
Contact us
IEEE Solid-State Circuits Letters
Title
Publication Date
Language
Citations
A Linear 65-GHz Bandwidth and 71-dBΩ Gain TIA With 7.2 pA/√Hz in 130-nm SiGe BiCMOS
2021/01/01
IEEE SIM 2022
2022/01/01
A Cross-Correlation-Based Time-of-Flight Design for Pulsed Chaos Lidar Systems
2022/01/01
A 10-Bit 1280 × 720 Micro-LED Display Driver With 2-Transistor Pixel Circuits and Current-Mode Pulse Width Modulation
2022/01/01
A Digital PLL With Multitap LMS-Based Bandwidth Control
2022/01/01
A Power-Efficient 1–2-MHz Hysteretic Buck Converter With High DVS Rate Enabled by Isosceles-Triangular Shunt Current Push–Pull Technique
2022/01/01
A Boost-Oriented SIDO (BO-SIDO) Step-Up/Down DC–DC Converter Embedding Buck Conversion With an Energy-Balancing Capacitor
2022/01/01
A 130-nm BiCMOS, 2-nV/√Hz Input-Referred Noise Interface Circuit for Multiple Resistive Sensors
2022/01/01
A 96% Peak Efficiency Adaptively Controlled PSM Buck Converter With Low-Quiescent Current and Wide Dynamic Range for IoT Applications
2022/01/01
1- and 80-MS/s SAR ADCs in 40-nm CMOS With End-to-End Compilation
2022/01/01
A Pulse Width Modulator Using a High-Speed Comparator With Flexible Oxide TFT Technology
2022/01/01
Correction to “A 32–42-GHz RTWO-Based Frequency Quadrupler Achieving >37 dBc Harmonic Rejection in 22-nm FD-SOI”
2021/01/01
A 65-nm CMOS Continuous-Time Pipeline ADC Achieving 70-dB SNDR in 100-MHz Bandwidth
2021/01/01
A Single-Transistor Amplifier With Back-Gate Feedback in 22-nm FD-SOI
2022/01/01
A 4.4–75-TOPS/W 14-nm Programmable, Performance- and Precision-Tunable All-Digital Stochastic Computing Neural Network Inference Accelerator
2022/01/01
Picowatt-Power Analog Gain Stages in Super-Cutoff Region With Purely-Harvested Demonstration
2022/01/01
PNPU: An Energy-Efficient Deep-Neural-Network Learning Processor With Stochastic Coarse–Fine Level Weight Pruning and Adaptive Input/Output/Weight Zero Skipping
2021/01/01
A 3.2-to-3.8 GHz Harmonic-Mixer-Based Dual-Feedback Fractional-N PLL Achieving -65 dBc In-Band Fractional Spur
2020/01/01
Editorial Welcome to the New Editor-in-Chief
2021/01/01
High Gain 130-GHz Frequency Doubler With Colpitts Output Buffer DeliveringPoutup to 8 dBm with 6% PAE in 55-nm SiGe BiCMOS
2021/01/01
Editorial
2021/01/01
A Single-Inductor–Multiple-Output (SIMO) 0.8-V/1.8-V/12-V Step-Up/Down Converter With Low-Quiescent Current for Implantable Electroceutical SoCs
2021/01/01
Editorial
2022/01/01
Deterministic Dithering-Based 12-b 8-MS/s SAR ADC in 0.18-μm CMOS
2022/01/01
MIPSIMO: A Multi-Input Piezo-Adaptive Single-Inductor Multi-Output Energy Harvester Achieving Using a Shared Inductor With an Integrated Analog Computer Achieving 95% MPPT Efficiency
2022/01/01
SRAM-Based Computing-in-Memory Macro With Fully Parallel One-Step Multibit Computation
2022/01/01
An Unconditionally Stable Three-Stage OTA
2022/01/01
Randomized Switching SAR (RS-SAR) ADC for Power and EM Side-Channel Security
2022/01/01
Editorial
2022/01/01
A Frontend for Magnetoresistive Sensors With a 2.2-pA/√Hz Low-Noise Current Source
2022/01/01
«
‹ Pervious
Next ›
»